High speed simulation using Ansys HFSS and SiWave VHDL Serdes Receiver Verification Custom DDR and other high speed memory bus layout About My Work